- 8-Bit Serial-In, Parallel-Out Shift
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-µA Max I_{CC}
- Typical t_{pd} = 14 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Shift Register Has Direct Clear

description/ordering information

DW, E, M,	NS, OR (TOP VI		PACKAGE
G B C C D C C C C C C C C C C C C C C C C	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} Q _A SER OE RCLK SRCLK SRCLR Q _H

The CD74HC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and serial output for cascading. When the output-enable (\overline{OE}) input is high, the outputs are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

Τ _Α	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – E	CD74HC595E	CD74HC595E		
		Tube of 40	CD74HC595DW	11050514	
	SOIC – DW	Reel of 2000	CD74HC595DWR	HC595M	
		Tube of 40	CD74HC595M		
–55°C to 125°C	SOIC – M	Reel of 2500	CD74HC595M96	HC595M	
		Reel of 250 CD74HC595MT			
	SOP – NS	Reel of 2000	CD74HC595NSR	HC595M	
	SSOP – SM	Tube of 80	CD74HC595SM		
	330F - 3M	Reel of 2000	CD74HC595SM96	HJ595	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright $\textcircled{\sc opt}$ 2004, Texas Instruments Incorporated

				FL	JNCTION TABLE
		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A –Q _H are disabled.
Х	Х	Х	Х	L	Outputs Q _A –Q _H are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	\uparrow	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
н	\uparrow	Н	Х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	\uparrow	Х	Shift-register data is stored in the storage register.



logic diagram (positive logic) <u>OE</u> <u>13</u> 12 RCLK -10 SRCLR -11 SRCLK 14 SER -1D 3R <u>15</u> Q_A > C1 **C**3 R 3S 2S 2R 3R 1_____Q_B > C2 > C3 R 3S 2S 2R 3R 2 QC > C2 **C**3 R 3S 2S 2R 3R 3 QD > C2 >C3 R 3S 2S 3R 2R 4 QE >C2 **C**3 R 3S 2S 3R 2R 5 QF > C2 >C3 R 3S 2S 2R 3R 6____ Q_G > C2 **C**3 R 3S 2S 3R 2R 7 QH > C2 >C3 R 3S 9 Q_{H′}



timing diagram

SRCLK	
SER	
RCLK	
SRCLR	
OE	
Q _A	
QB	
QC	
QD	
Q _E	
QF	
QG	
QH	
Q _H ,	

NOTE: XXXXX implies that the output is in 3-State mode.



CD74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCHS353 - JANUARY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	e Note 1) (see Note 1) E package DW package M package	±20 mA ±20 mA ±35 mA ±70 mA 67°C/W 57°C/W 73°C/W
	NS package SM package	64°C/W
Storage temperature range, T _{stg}		5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	V
		$V_{CC} = 2 V$	1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 6 V$	4.2			
		$V_{CC} = 2 V$			0.5	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		VCC = 6 V			1.8	1.8
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 2 V$			1000	
$\Delta t / \Delta v^{\ddagger}$	Input transition rise/fall time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	
TA	Operating free-air temperature		-55		125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

[‡] If this device is used in the threshold region (from $V_{IL}max = 0.5$ V to $V_{IH}min = 1.5$ V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2$ V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		v _{cc}	T _A = 25°C			T _A = -55 125		T _A = -40°C TO 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
∨он	$V_I = V_{IH} \text{ or } V_{IL}$	$Q_{H'}$, $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
		$Q_A - Q_H$, $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		Q _{H'} , I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
		Q_A-Q_H , $I_{OH} = -7.8$ mA	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
VOL		$Q_{H'}$, $I_{OL} = 4 \text{ mA}$	45.1		0.17	0.26		0.4		0.33	V
		$Q_A - Q_H$, $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		Q _{H'} , I _{OL} = 5.2 mA			0.15	0.26		0.4		0.33	
		Q_A-Q_H , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
Ц	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_{O} = V_{CC} \text{ or } 0,$	Q _A -Q _H	6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μA
Ci			2 V to 6 V		3	10		10		10	pF



timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	T _A =	25°C	T _A = -5 125	5°C TO 5°C	T _A = -40 85°		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
			2 V		6		4.2		5		
fclock	Clock frequency		4.5 V		31		21		25	MHz	
			6 V		36		25		29		
				80		120		100			
		SRCLK or RCLK high or low	4.5 V	16		24		20			
	Data dan ta		6 V	14		20		17			
tw	Pulse duration		2 V	80		120		100		ns	
		SRCLR low	4.5 V	16		24		20			
			6 V	14		20		17			
			2 V	100		150		125			
		SER before SRCLK↑	4.5 V	20		30		25			
			6 V	17		25		21			
			2 V	75		113		94			
		SRCLK↑ before RCLK↑†	4.5 V	15		23		19			
	O the first		6 V	13		19		16			
t _{su}	Setup time		2 V	50		75		65		ns	
		SRCLR low before RCLK [↑]	4.5 V	10		15		13			
			6 V	9		13		11			
			2 V	50		75		60			
		SRCLR high (inactive) before SRCLK↑		10		15		12			
			6 V	9		13		11			
			2 V	0		0		0			
th	Hold time, SER af	ter SRCLK↑	4.5 V	0		0		0		ns	
			6 V	0		0		0			

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



CD74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCHS353 - JANUARY 2004

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	Vcc	T,	₄ = 25° 0	;	T _A = -5 125		T _A = -40 85°)°C TO C	UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			2 V	6	26		4.2		5			
fmax			4.5 V	31	38		21		25		MHz	
			6 V	36	42		25		29			
		LK Q _H	2 V		50	160		240		200		
	SRCLK		4.5 V		17	32		48		40		
			6 V		14	27		41		34		
^t pd			2 V		50	150		225		187	ns	
	RCLK	Q _A –Q _H	4.5 V		17	30		45		37		
			6 V		14	26		38		32		
	SRCLR	SRCLR Q _{H'}	2 V		51	175		261		219		
^t PHL			4.5 V		18	35		52		44	ns	
			6 V		15	30		44		37		
	OE	OE Q _A -Q _H	2 V		40	150		225		187	ns	
ten			4.5 V		15	30		45		37		
			6 V		13	26		38		32		
			2 V		42	200		300		250		
^t dis	OE	Q _A –Q _H	4.5 V		23	40		60		50	ns	
			6 V		20	34		51		43		
			2 V		28	60		90		75		
		Q _A –Q _H	4.5 V		8	12		18		15		
tt			6 V		6	10		15		13	ns	
۲	[2 V		28	75		110		95	115	
		Q _H ′	4.5 V		8	15		22		19		
			6 V		6	13		19		16		

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO V_{CC} $T_A = 25^{\circ}C$		T _A = -55°C TO 125°C						UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
					60	200		300		250	
^t pd	RCLK	Q _A –Q _H	4.5 V		22	40		60		50	ns
			6 V		19	34		51		43	
		Q _A –Q _H	2 V		70	200		298		250	
ten	OE		4.5 V		23	40		60		50	ns
			6 V		19	34		51		43	
			2 V		45	210		315		265	
tt		Q _A –Q _H	4.5 V		17	42		63		53	ns
			6 V		13	36		53		45	




operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
ſ	C _{pd} Power dissipation capacitance	No load	400	pF




CD74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCHS353 - JANUARY 2004




PARAMETER MEASUREMENT INFORMATION






VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- D. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. tpLH and tpHL are the same as tpd.





6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD74HC595DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595DWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC595EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC595M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595SM96	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC595SM96E4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)





⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated