- 8-Bit Serial-In, Parallel-Out Shift
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80- $\mu \mathrm{A}$ Max ICC
- Typical $\mathrm{t}_{\mathrm{pd}}=14 \mathrm{~ns}$
- $\pm 6-\mathrm{mA}$ Output Drive at 5 V
- Low Input Current of $1 \mu \mathrm{~A}$ Max
- Shift Register Has Direct Clear


## description/ordering information

DW, E, M, NS, OR SM PACKAGE
(TOP VIEW)


The CD74HC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3 -state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial output for cascading. When the output-enable ( $\overline{\mathrm{OE}})$ input is high, the outputs are in the high-impedance state.
Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

ORDERING INFORMATION

| TA | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | PDIP - E | Tube of 25 | CD74HC595E | CD74HC595E |
|  | SOIC - DW | Tube of 40 | CD74HC595DW | HC595M |
|  |  | Reel of 2000 | CD74HC595DWR |  |
|  | SOIC - M | Tube of 40 | CD74HC595M | HC595M |
|  |  | Reel of 2500 | CD74HC595M96 |  |
|  |  | Reel of 250 | CD74HC595MT |  |
|  | SOP - NS | Reel of 2000 | CD74HC595NSR | HC595M |
|  | SSOP - SM | Tube of 80 | CD74HC595SM | HJ595 |
|  |  | Reel of 2000 | CD74HC595SM96 |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

| FUNCTION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  | FUNCTION |
| SER | SRCLK | $\overline{\text { SRCLR }}$ | RCLK | $\overline{\mathrm{OE}}$ |  |
| X | X | X | X | H | Outputs $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ are disabled. |
| X | X | X | X | L | Outputs $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ are enabled. |
| X | X | L | X | X | Shift register is cleared. |
| L | $\uparrow$ | H | X | X | First stage of the shift register goes low. Other stages store the data of previous stage, respectively. |
| H | $\uparrow$ | H | X | X | First stage of the shift register goes high. Other stages store the data of previous stage, respectively. |
| X | X | X | $\uparrow$ | X | Shift-register data is stored in the storage register. |

logic diagram (positive logic)


## CD74HC595

## 8-BIT SHIFT REGISTERS <br> WITH 3-STATE OUTPUT REGISTERS <br> SCHS353-JANUARY 2004

timing diagram


NOTE: $\triangle$

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 

| Supply voltage range, $\mathrm{V}_{\mathrm{CL}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 1) | 20 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 1) | mA |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 35 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 2): E package | 67 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW package | $57^{\circ} \mathrm{C} / \mathrm{W}$ |
| M package | $73^{\circ} \mathrm{C} / \mathrm{W}$ |
| NS package | $64^{\circ} \mathrm{C} / \mathrm{W}$ |
| SM package | $82^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| esses beyond those listed under "absolute maximum ratings" may cause permanen ctional operation of the device at these or any other conditions beyond those ind olied. Exposure to absolute-maximum-rated conditions for extended periods may | ratings only, and conditions" is not |
| ES: 1. The input and output voltage ratings may be exceeded if the input and |  |
| 2. The package thermal impedance is calculated in accordance with JESD |  |

recommended operating conditions (see Note 3)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5 | 6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 1.5 |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ | 3.15 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 4.2 |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  |  | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  | 1.35 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ |  |  | 1.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\Delta t / \Delta v \ddagger$ | Input transition rise/fall time | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ |  |  | 1000 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  | 500 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ |  |  | 400 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
$\ddagger$ If this device is used in the threshold region (from $\mathrm{V}_{\text {IL }} \max =0.5 \mathrm{~V}$ to $\mathrm{V}_{\text {IH }} \min =1.5 \mathrm{~V}$ ), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_{t}=1000 \mathrm{~ns}$ and $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

## CD74HC595 <br> 8-BIT SHIFT REGISTERS <br> WITH 3-STATE OUTPUT REGISTERS <br> SCHS353 - JANUARY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \mathrm{TO} \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I} \mathrm{OH}=-20 \mu \mathrm{~A}$ |  | 2 V | 1.9 | 1.998 |  | 1.9 |  | 1.9 |  | V |
|  |  |  | 4.5 V | 4.4 | 4.499 |  | 4.4 |  | 4.4 |  |  |  |
|  |  |  | 6 V | 5.9 | 5.999 |  | 5.9 |  | 5.9 |  |  |  |
|  |  | $\mathrm{Q}_{\mathrm{H}^{\prime}}, \mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ | 4.5 V | 3.98 | 4.3 |  | 3.7 |  | 3.84 |  |  |  |
|  |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}, \mathrm{IOH}=-6 \mathrm{~mA}$ |  | 3.98 | 4.3 |  | 3.7 |  | 3.84 |  |  |  |
|  |  | $\mathrm{Q}^{\prime}, \mathrm{IOH}^{\prime}=-5.2 \mathrm{~mA}$ | 6 V | 5.48 | 5.8 |  | 5.2 |  | 5.34 |  |  |  |
|  |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}, \mathrm{IOH}^{\prime}=-7.8 \mathrm{~mA}$ |  | 5.48 | 5.8 |  | 5.2 |  | 5.34 |  |  |  |
| VOL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{l} \mathrm{OL}=20 \mu \mathrm{~A}$ | 2 V |  | 0.002 | 0.1 |  | 0.1 |  | 0.1 | V |  |
|  |  |  | 4.5 V |  | 0.001 | 0.1 |  | 0.1 |  | 0.1 |  |  |
|  |  |  | 6 V |  | 0.001 | 0.1 |  | 0.1 |  | 0.1 |  |  |
|  |  | $\mathrm{Q}_{\mathrm{H}^{\prime}, \mathrm{IOL}}=4 \mathrm{~mA}$ | 4.5 V |  | 0.17 | 0.26 |  | 0.4 |  | 0.33 |  |  |
|  |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}, \mathrm{IOL}=6 \mathrm{~mA}$ |  |  | 0.17 | 0.26 |  | 0.4 |  | 0.33 |  |  |
|  |  | $\mathrm{Q}^{\prime}{ }^{\prime}, \mathrm{IOL}=5.2 \mathrm{~mA}$ | 6 V |  | 0.15 | 0.26 |  | 0.4 |  | 0.33 |  |  |
|  |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}, \mathrm{IOL}=7.8 \mathrm{~mA}$ |  |  | 0.15 | 0.26 |  | 0.4 |  | 0.33 |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  | 6 V |  | $\pm 0.1$ | $\pm 100$ |  | $\pm 1000$ |  | $\pm 1000$ | nA |  |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 , | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 6 V |  | $\pm 0.01$ | $\pm 0.5$ |  | $\pm 10$ |  | $\pm 5$ | $\mu \mathrm{A}$ |  |
| ICC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or 0 , | $\mathrm{O}=0$ | 6 V |  |  | 8 |  | 160 |  | 80 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ |  |  | $\begin{gathered} 2 \mathrm{~V} \\ \text { to } 6 \mathrm{~V} \end{gathered}$ |  | 3 | 10 |  | 10 |  | 10 | pF |  |

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|  |  |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 2 V | 6 | 4.2 | 5 | MHz |
|  |  |  | 4.5 V | 31 | 21 | 25 |  |
|  |  |  | 6 V | 36 | 25 | 29 |  |
| ${ }_{\text {t }}$ w | Pulse duration | SRCLK or RCLK high or low | 2 V | 80 | 120 | 100 | ns |
|  |  |  | 4.5 V | 16 | 24 | 20 |  |
|  |  |  | 6 V | 14 | 20 | 17 |  |
|  |  | $\overline{\text { SRCLR }}$ low | 2 V | 80 | 120 | 100 |  |
|  |  |  | 4.5 V | 16 | 24 | 20 |  |
|  |  |  | 6 V | 14 | 20 | 17 |  |
| $t_{s u}$ | Setup time | SER before SRCLK $\uparrow$ | 2 V | 100 | 150 | 125 | ns |
|  |  |  | 4.5 V | 20 | 30 | 25 |  |
|  |  |  | 6 V | 17 | 25 | 21 |  |
|  |  | SRCLK $\uparrow$ before RCLK $\uparrow \dagger$ | 2 V | 75 | 113 | 94 |  |
|  |  |  | 4.5 V | 15 | 23 | 19 |  |
|  |  |  | 6 V | 13 | 19 | 16 |  |
|  |  | $\overline{\text { SRCLR }}$ low before RCLK $\uparrow$ | 2 V | 50 | 75 | 65 |  |
|  |  |  | 4.5 V | 10 | 15 | 13 |  |
|  |  |  | 6 V | 9 | 13 | 11 |  |
|  |  | $\overline{\text { SRCLR }}$ high (inactive) before SRCLK $\uparrow$ | 2 V | 50 | 75 | 60 |  |
|  |  |  | 4.5 V | 10 | 15 | 12 |  |
|  |  |  | 6 V | 9 | 13 | 11 |  |
| th | Hold time, SER after SRCLK $\uparrow$ |  | 2 V | 0 | 0 | 0 | ns |
|  |  |  | 4.5 V | 0 | 0 | 0 |  |
|  |  |  | 6 V | 0 | 0 | 0 |  |

$\dagger$ This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

## CD74HC595 <br> 8-BIT SHIFT REGISTERS <br> WITH 3-STATE OUTPUT REGISTERS <br> SCHS353 - JANUARY 2004

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 2 V | 6 | 26 |  | 4.2 |  | 5 |  | MHz |
|  |  |  | 4.5 V | 31 | 38 |  | 21 |  | 25 |  |  |
|  |  |  | 6 V | 36 | 42 |  | 25 |  | 29 |  |  |
| $t_{\text {tpd }}$ | SRCLK | $Q_{H}{ }^{\prime}$ | 2 V |  | 50 | 160 |  | 240 |  | 200 | ns |
|  |  |  | 4.5 V |  | 17 | 32 |  | 48 |  | 40 |  |
|  |  |  | 6 V |  | 14 | 27 |  | 41 |  | 34 |  |
|  | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 50 | 150 |  | 225 |  | 187 |  |
|  |  |  | 4.5 V |  | 17 | 30 |  | 45 |  | 37 |  |
|  |  |  | 6 V |  | 14 | 26 |  | 38 |  | 32 |  |
| tPHL | $\overline{\text { SRCLR }}$ | $\mathrm{QH}^{\prime}$ | 2 V |  | 51 | 175 |  | 261 |  | 219 | ns |
|  |  |  | 4.5 V |  | 18 | 35 |  | 52 |  | 44 |  |
|  |  |  | 6 V |  | 15 | 30 |  | 44 |  | 37 |  |
| ten | $\overline{\mathrm{OE}}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 40 | 150 |  | 225 |  | 187 | ns |
|  |  |  | 4.5 V |  | 15 | 30 |  | 45 |  | 37 |  |
|  |  |  | 6 V |  | 13 | 26 |  | 38 |  | 32 |  |
| $t_{\text {dis }}$ | $\overline{O E}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 42 | 200 |  | 300 |  | 250 | ns |
|  |  |  | 4.5 V |  | 23 | 40 |  | 60 |  | 50 |  |
|  |  |  | 6 V |  | 20 | 34 |  | 51 |  | 43 |  |
| $t_{t}$ |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 28 | 60 |  | 90 |  | 75 | ns |
|  |  |  | 4.5 V |  | 8 | 12 |  | 18 |  | 15 |  |
|  |  |  | 6 V |  | 6 | 10 |  | 15 |  | 13 |  |
|  |  | Q ${ }^{\prime}$ | 2 V |  | 28 | 75 |  | 110 |  | 95 |  |
|  |  |  | 4.5 V |  | 8 | 15 |  | 22 |  | 19 |  |
|  |  |  | 6 V |  | 6 | 13 |  | 19 |  | 16 |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | Vcc | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN MAX |  |
| ${ }^{\text {tpd }}$ | RCLK | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 60 | 200 | 300 | 250 | ns |
|  |  |  | 4.5 V |  | 22 | 40 | 60 | 50 |  |
|  |  |  | 6 V |  | 19 | 34 | 51 | 43 |  |
| ten | $\overline{O E}$ | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 70 | 200 | 298 | 250 | ns |
|  |  |  | 4.5 V |  | 23 | 40 | 60 | 50 |  |
|  |  |  | 6 V |  | 19 | 34 | 51 | 43 |  |
| $t_{t}$ |  | $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{H}}$ | 2 V |  | 45 | 210 | 315 | 265 | ns |
|  |  |  | 4.5 V |  | 17 | 42 | 63 | 53 |  |
|  |  |  | 6 V |  | 13 | 36 | 53 | 45 |  |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ Power dissipation capacitance | No load | 400 | pF |

INSTRUMENTS

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

| PARAMETER |  | $\mathbf{R}_{\mathrm{L}}$ | $\mathrm{C}_{\mathrm{L}}$ | S1 | S2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $1 \mathrm{k} \Omega$ |  | Open | Closed |
|  | tPZL |  |  | Closed | Open |
| $t_{\text {dis }}$ | tPHZ | $1 \mathrm{k} \Omega$ | 50 pF | Open | Closed |
|  | tPLZ |  |  | Closed | Open |
| ${ }_{\text {tpd }}$ or $\mathrm{t}_{\mathrm{t}}$ |  | -- | $\begin{gathered} 50 \mathrm{pF} \\ \text { or } \\ 150 \mathrm{pF} \end{gathered}$ | Open | Open |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$.
D. For clock inputs, $f_{\text {max }}$ is measured when the input duty cycle is $50 \%$.
E. The outputs are measured one at a time, with one input transition per measurement.
F. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
G. $\quad t p Z L$ and $t_{P Z H}$ are the same as ten.
H. tPLH and tPHL are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | $\text { e Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC595DW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595DWE4 | ACTIVE | SOIC | DW | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595DWR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595DWRE4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HC595EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HC595M | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595M96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595ME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595MT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595MTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595NSR | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595NSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595SM96 | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC595SM96E4 | ACTIVE | SSOP | DB | 16 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006(0,15)$ per end.
D Body width does not include interlead flash. Interlead flash shall not exceed $.017(0,43)$ per side.
E. Reference JEDEC MS-012 variation AC.

DW (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AA.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

