SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A, 'LS90 . . . Decade Counters

'92A, 'LS92 . . . Divide By-Twelve Counters

'93A, 'LS93 . . . 4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW


#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.


All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the  $\Omega_A$  output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the  $\Omega_D$  output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output  $\Omega_A$ .


SN5490A, SN54LS90 . . . J OR W PACKAGE SN7490A . . . N PACKAGE SN74LS90 . . . D OR N PACKAGE (TOP VIEW)



SN5492A, SN54LS92 . . . J OR W PACKAGE SN7492A . . . N PACKAGE SN74LS92 . . . D OR N PACKAGE (TOP VIEW)




SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493 . . . N PACKAGE SN74LS93 . . . D OR N PACKAGE (TOP VIEW)



SDLS940A - MARCH 1974 - REVISED MARCH 1988

### logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



'90A, 'LS90 BCD COUNT SEQUENCE

(See Note A)

COUNT		OUT	PUT	
COOKI	ap	$\alpha_{\text{C}}$	QΒ	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	Ĺ	L	Н	н
4	L	Н	L	L
5	L	Н	L	н
6	L	Н	Н	L
7	L	Н	Н	Н
8	н	L	L	L
9	Н	L	L	н

'92A, 'LS92 COUNT SEQUENCE

(See Note C)

COUNT		OUT	PUT	
COON	$Q_{D}$	$\alpha_{C}$	$\alpha_{B}$	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	н
6	н	Ł	L	L
7	н	L	L	н
8	н	L	Н	L
9	н	L	Н	н
10	н	Н	L	L
11	н	Н	L	н

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT					
R <sub>0(1)</sub>	R <sub>0(2)</sub>	a <sub>D</sub>	$a_{c}$	QB	QA				
Н	Н	L	L	L	L				
L	X	COUNT							
X	L		COL	TNL					

NOTES: A. Output  $Q_A$  is connected to input CKB for BCD count.

- B. Output  $\mathbf{Q}_{D}$  is connected to input CKA for bi-quinary count.
- C. Output  $Q_A$  is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant

'90A, 'LS90 BI-QUINARY (5-2) (See Note B)

COUNT		Ουτ	PUT	
COOMI	QA	α <sub>D</sub>	ac	σB
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	н
4	L	Н	L	L
5	н	L	L	L
6	н	L	L	Н
7	н	L	Н	L
8	н	L	Н	H
9	н	н	L	L

'90A, 'LS90 RESET/COUNT FUNCTION TABLE

1	RESET	INPUTS	3	OUTPUT									
R <sub>0(1)</sub>	R <sub>0(2)</sub>	R <sub>9(1)</sub>	R9(2)	$\sigma_{D}$	aD ac af								
Н	Н	L	Х	L	L	L	L						
Н	H	X	L	L	L	L	L						
X	×	Н	н	н	L	L	Н						
Х	L	×	L		CO	UNT							
L	×	L	Х	COUNT									
L	×	Х	L	COUNT									
×	L	L	х		СО	UNT							


#### '93A, 'LS93 COUNT SEQUENCE

(See Note C)

	300 14	OUT	PUT	
COUNT	$a_{D}$	$a_{c}$	QΒ	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	н
6	L	Н	Н	L
7	L	Н	Н	Н
8	н	L	L	L
9	н	L	L	Н
10	н	L	Н	L
11	н	L	Н	Н
12	н	Н	L	L
13	н	н	L	Н
14	н	Н	Н	L
15	н	н	Н	Н




### logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


### schematics of inputs and outputs

'90A, '92A, '93A



### schematics of inputs and outputs (continued)

'LS90, 'LS92, 'LS93



SDLS940A - MARCH 1974 - REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .								. 7V
Input voltage								. 5.5 V
Interemitter voltage (see Note 2) .								. 5.5 V
Operating free-air temperature range:	SN5490A, SN5492A,	SN5493A					–55°C	to 125°C
Sportaling research samples	SN7490A, SN7492A,	SN7493A					. 0°0	C to 70°C
Storage temperature range	,						-65°C	to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R<sub>0</sub> inputs, and for the '90A circuit, it also applies between the two Rg inputs.

### recommended operating conditions

		SN549	OA, SN	5492A	SN749	OA, SN	7492A	
			SN5493	A		SN7493.	A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μΑ
Low-level output current, IQL			16			16	mA	
	A input	0		32	0		32	MHz
Count frequency, fcount (see Figure 1)	B input	0		16	0		16	101112
	A input	15			15			
Pulse width, tw	B input	30			30			ns
•	Reset inputs	15			15			
eset inactive-state setup time, t <sub>su</sub>		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						'90A			'92A			'93A		UNIT
	PARAMETE	R <sup>¶</sup>	TEST CONDIT	TIONST	MIN	TYP#	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	TYP‡ MAX	
VIH	High-level inpu	ıt voltage			2			2			2			V
VIL	Low-level inpu						0.8			0.8			8.0	V
VIK	Input clamp vo		VCC = MIN, I <sub>1</sub> = -12 mA				-1.5			-1.5			-1.5	V
	High-level outp		V <sub>CC</sub> = MIN, V <sub>IH</sub> V <sub>IL</sub> = 0.8 V, I <sub>OH</sub>		2.4	3.4		2.4	3.4		2.4	3.4		V
VOL	Low-level outp	out voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub>	= 2 V,		0.2	0.4		0.2	0.4		0.2	0.4	V
1,	Input current maximum inpu		V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V				1			1			1	mA
		Any reset					40			40			40	1
ίн	High-level	CKA	VCC = MAX, VI =	2.4 V			80			80			80	μΑ
1111	input current	СКВ					120			120			80	
		Any reset					-1.6			-1.6			-1.6	
IIL.	Low-level	CKA	VCC = MAX, VI =	0.4 V			-3.2			-3.2			-3.2	mA
110	input current C		1 55				-4.8			-4.8			-3.2	
	Short-circuit		SN54'		-20		-57	-20		-57	-20		-57	- mA
los	output curren	t §	Vac = MAX	SN74'	-18		-57	-18		-57	-18		-57	
¹cc	Supply curren				29	42		26	39		26	39	mA	

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Not more than one output should be shorted at a time.

 $<sup>\</sup>P_{Q_A}$  outputs are tested at  $I_{QL}$  = 16 mA plus the limit value for  $I_{IL}$  for the CKB input. This permits driving the CKB input while maintaining

SDLS940A - MARCH 1974 - REVISED MARCH 1988

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	FROM	TO			'90A			'92A			'93A		UNIT
PARAMETER <sup>†</sup>	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	OIVII
	CKA	QA		32	42		32	42		32	42		MHz
f <sub>max</sub>	СКВ	QB		16			16			16			
tPLH	CKA				10	16		10	16		10	16	ns
tPHL .		QΑ			12	18		12	18		12	18	
tPLH		0			32	48		32	48		46	70	ns
tPHL	CKA	$\sigma^{D}$	Ì		34	50		34	50		46	70	,,,,
tPLH .		_	CL = 15 pF,		10	16		10	16		10	16	ns
tPHL	СКВ	QΒ	RL = 400 Ω,		14	21		14	21		14	21	
tPLH			See Figure 1		21	32		10	16_	<u> </u>	21	32	ns
tPHL	СКВ	ОC			23	35		14	21		23	35	113
tPLH		_	1		21	32		21	32		34	51	ns
tPHL	СКВ	σD			23	35		23	35		34	51	] "
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
tPLH		$Q_A, Q_D$	1		20	30							ns
tPHL	Set-to-9	Q <sub>B</sub> , Q <sub>C</sub>	1		26	40			· · ·				

 $<sup>^{\</sup>dagger}f_{max} = maximum count frequency$ 

tpLH ≡ propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

SDLS940A – MARCH 1974 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7 V
Input voltage: R inputs											7 V
A and B inputs											5.5 V
Operating free-air temperature range: SN54LS' Circuits	s								-55°	'C to	125°C
SN74LS' Circuit	s								. (	)°C t	o 70°C
Storage temperature range									-65°	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54LS90 SN54LS92 SN54LS93		\$	90 92 93	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4			8	mA
Count fraguency ( Jean Figure 1)	A input	0		32	0		32	MHz
Count frequency, f <sub>count</sub> (see Figure 1)	B input	0		16	0		16	MHZ
	A input	15			15			
Pulse width, t <sub>w</sub>	B input	30			30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t <sub>SU</sub>		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>†</sup>				N54LS9 N54LS9		_	N74LS9 N74LS9		UNIT	
						MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIH	High-level inpu	t voltage				2			2			V	
VIL	Low-level input	t voltage						0.7			0.8	V	
VIK	Input clamp vo	Itage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V	
Vон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,		4	2.5	3.4		2.7	3.4		٧	
			VCC = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v	
VOL	Low-level output voltage		VIL = VIL max,		10L = 8 mA¶					0.35 0		ľ	
	Input current	Any reset	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1		
11	at maximum	CKA						0.2			0,2	mA	
	input voltage	CKB	V <sub>CC</sub> = MAX,	$V_1 = 5.5 V$				0.4			0.4	1	
	High-level	Any reset						20			20		
чн	_	CKA	V <sub>CC</sub> = MAX,	$V_1 = 2.7 V$				40			40	μА	
	input current	СКВ						80			80	]	
	Low-level	Any reset						-0.4			-0.4		
HL		CKA	V <sub>CC</sub> = MAX,	$V_1 = 0.4 \ V$				-2.4			-2.4	mA	
	input current	CKB						-3.2			-3.2	<u> </u>	
los	Short-circuit ou	tput current§	VCC = MAX			-20		-100	-20		-100	mA	
	Cumply average		V MA V	Con Note 2	'LS90		9	15		9	15		
ICC	Supply current		V <sub>CC</sub> = MAX, See Note 3		'LS92		9	15		9	15	mA	

 $<sup>^\</sup>dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4,5 V, and all other inputs grounded.



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $<sup>\</sup>P$ QA outputs are tested at specified IOL plus the limit value of IIL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS!			S	N54LS9	3	SN74LS93			LINUT
	PARAMETER		TEST CONDITIONS <sup>†</sup>			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu	t voltage				2			2			٧
VIL	Low-level input	t voltage						0.7			8.0	٧
VIK	Input clamp vo	Itage	VCC = MIN,	l <sub>1</sub> = -18 mA				-1.5			-1.5	V
Vон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, 1 <sub>OH</sub> = -400 μA	λ.	2.5	3.4		2.7	3.4		٧
	Low-level output voltage		VCC = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL			VIF = AIF wax		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
Ц	at maximum input voltage	CKA or CKB	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				0.2			0.2	
	High-level	Any reset		07.1/				20			20	μА
чн	input current	CKA or CKB	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				40			80	μΑ
		Any reset						-0.4			-0.4	
IL	Low-level	CKA	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-2.4			-2.4	mA
	input current	CKB	1					-1.6			-1.6	
los	Short-circuit or	utput current §	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 3			9	15		9	15	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	FROM	TO			'LS90 MIN TYP MAX			'LS92			'LS93		UNIT			
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN			MIN	TYP	MAX	MIN	TYP	MAX				
	CKA	QΑ		32	42		32	42		32	42		MHz			
f <sub>max</sub>	CKB	QB		16			16			16			.71112			
tPLH	OK A	0.			10	16		10	16		10	16	ns			
tPHL	CKA	QΑ			12	18		12	18		12	18				
tPLH	CKA	0-	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ		32	48		32	48		46	70	ns			
tPHL	CNA	$a_{D}$				34	50		34	50		46	70			
tPLH	0115				10	16		10	16		10	16	ns			
tPHL	CKB	ΩB			14	21		14	21		14	21				
¹PLH	6.45		See Figure 1		21	32		10	16		21	32	ns			
tPHL	CKB			αc	αc			23	35		14	21		23	35	
tPLH						21	32		21	32		34	51	ns		
1PHL	CKB	σD					23	35		23	35		34	51		
tPHL	Set-to-0	Any			26	40		26	40		26	40	ns			
tPLH	6 6	Q <sub>A</sub> , Q <sub>D</sub>	1		20	30							ns			
tPHL	Set-to-9	Q <sub>B</sub> , Q <sub>C</sub>	1		26	40										

<sup>#</sup>fmax = maximum count frequency



<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

<sup>¶</sup> Q<sub>A</sub> outputs are tested at specified I<sub>OL</sub> plus the limit value for I<sub>IL</sub> for the CKB input. This permits driving the CKB input while maintaining full famous capability

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

 $tp_{LH} = propagation delay time, low-to-high-level output$ 

tpHL = propagation delay time, high-to-low-level output



NOTES: A. Input pulses are supplied by a generator having the following characteristics:

for 'LS90, 'LS92, 'LS93,  $t_f \le 15$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms. for '90A, '92A, '93A, t<sub>f</sub> ≤ 5 ns, t<sub>f</sub> ≤ 5 ns, PRR = 1 MHz, duty cycle = 50%, Z<sub>out</sub> ≈ 50 ohms;


- CL includes probe and jig capacitance. All diodes are 1N3064 or equivalent.
- Each reset input is tested separately with the other reset at 4.5 V. BB CJ CJ UJ UL
  - Reference waveforms are shown with dashed lines.
- For '90A, '92A, and '93A;  $V_{ref} = 1.5 \text{ V}$ . For 'LS90, 'LS92, and 'LS93;  $V_{ref} = 1.3 \text{ V}$ .

FIGURE 1A



PARAMETER MEASUREMENT INFORMATION

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A,  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $z_{out} \approx 50$  ohms; for 'LS90, 'LS92, 'LS93,  $t_r \le 15$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $z_{out} \approx 50$  ohms.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. Each reset input is tested separately with the other reset at  $4.5\ V.$
  - E. Reference waveforms are shown with dashed lines.
  - F. For '90A, '92A, and '93A;  $V_{ref} = 1.5 \text{ V}$ . For 'LS90, 'LS92, and 'LS93;  $V_{ref} = 1.3 \text{ V}$ .

FIGURE 1B





### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
7603201CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
7603201DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
7700101CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
7700101DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/31501BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/31501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/31502BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/31502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN5490AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN5492AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN7490AN	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7492AN	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7493AN	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS90D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS90NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS92D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS92N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS92NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS92NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DE4	ACTIVE	SOIC	D	14	50	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM





com 6-Dec-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup> I	Lead/Ball Finisl	n MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
SN74LS93DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS93N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS93NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS93NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ5490AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ5490AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ5492AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ5492AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS90W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS93W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



## **PACKAGE OPTION ADDENDUM**

www.ti.com	6-Dec-2008
to Customer on an annual basis.	

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated